riscv/freedom
1
0
Fork 0
Code Issues Releases Activity

build: update all submodules to their current master

Browse Source
This commit is contained in:
Wesley W. Terpstra
2018-02-25 10:33:25 -08:00
parent 3cdb87e613
commit 756e2e82a1
10 changed files with 16 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
common.mk
View File

@ -46,7 +46,7 @@ $(FIRRTL_JAR): $(shell find $(rocketchip_dir)/firrtl/src/main/scala -iname "*.sc
firrtl := $(BUILD_DIR)/$(CONFIG_PROJECT).$(CONFIG).fir
$(firrtl): $(shell find $(base_dir)/src/main/scala -name '*.scala') $(FIRRTL_JAR)
mkdir -p $(dir $@)
$(SBT) "run-main freechips.rocketchip.system.Generator $(BUILD_DIR) $(PROJECT) $(MODEL) $(CONFIG_PROJECT) $(CONFIG)"
$(SBT) "runMain freechips.rocketchip.system.Generator $(BUILD_DIR) $(PROJECT) $(MODEL) $(CONFIG_PROJECT) $(CONFIG)"
.PHONY: firrtl
firrtl: $(firrtl)