riscv
/
freedom
1
0
Fork 0
Code Issues Releases Activity

Add links to some documents for E300 Arty Dev Kit (#41)

This commit is contained in:
Megan Wachs 2017-11-03 16:59:30 -07:00 committed by Wesley W. Terpstra
parent 07c6e4abd4
commit 5a1d816f48
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
README.md
View File

@ -57,6 +57,9 @@ The default bootrom consists of a program that immediately jumps to address
0x20400000, which is 0x00400000 bytes into the SPI flash memory on the Arty 0x20400000, which is 0x00400000 bytes into the SPI flash memory on the Arty
board. board.
### Using the generated MCS Image
For instructions for getting the generated image onto an FPGA and programming it with software using the [Freedom E SDK](https://github.com/sifive/freedom-e-sdk), please see the [Freedom E310 Arty FPGA Dev Kit Getting Started Guide](https://www.sifive.com/documentation/freedom-soc/freedom-e300-arty-fpga-dev-kit-getting-started-guide/).
Freedom U500 VC707 FPGA Dev Kit Freedom U500 VC707 FPGA Dev Kit
------------------------------- -------------------------------