riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity

GPIO: Make GPIO peripheral another listable one

Browse Source
This commit is contained in:
Megan Wachs 2017-06-08 16:25:20 -07:00
parent 0ca609d324
commit c89f163c0d
1 changed files with 11 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
src/main/scala/devices/gpio/GPIOPeriphery.scala
View File

@ -11,22 +11,27 @@ import rocketchip.{
} }
import uncore.tilelink2.TLFragmenter import uncore.tilelink2.TLFragmenter
case object PeripheryGPIOKey extends Field[GPIOParams] case object PeripheryGPIOKey extends Field[Seq[GPIOParams]]
trait HasPeripheryGPIO extends HasTopLevelNetworks { trait HasPeripheryGPIO extends HasTopLevelNetworks {
val gpioParams = p(PeripheryGPIOKey) val gpioParams = p(PeripheryGPIOKey)
val gpio = LazyModule(new TLGPIO(peripheryBusBytes, gpioParams)) val gpio = gpioParams map {params =>
gpio.node := TLFragmenter(peripheryBusBytes, cacheBlockBytes)(peripheryBus.node) val gpio = LazyModule(new TLGPIO(peripheryBusBytes, params))
intBus.intnode := gpio.intnode gpio.node := TLFragmenter(peripheryBusBytes, cacheBlockBytes)(peripheryBus.node)
intBus.intnode := gpio.intnode
gpio
}
} }
trait HasPeripheryGPIOBundle extends HasTopLevelNetworksBundle { trait HasPeripheryGPIOBundle extends HasTopLevelNetworksBundle {
val outer: HasPeripheryGPIO val outer: HasPeripheryGPIO
val gpio = new GPIOPortIO(outer.gpioParams) val gpio = HeterogeneousBag(outer.gpioParams(map(new GPIOPortIO(_))))
} }
trait HasPeripheryGPIOModule extends HasTopLevelNetworksModule { trait HasPeripheryGPIOModule extends HasTopLevelNetworksModule {
val outer: HasPeripheryGPIO val outer: HasPeripheryGPIO
val io: HasPeripheryGPIOBundle val io: HasPeripheryGPIOBundle
io.gpio <> outer.gpio.module.io.port (io.gpio zip outer.gpio) foreach { case (io, device) =>
io.gpio <> device.module.io.port
}
} }