riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity

update TLRegisterNode to take Seq of AddressSet

Browse Source
This commit is contained in:
Yunsup Lee
2017-03-21 22:12:37 -07:00
parent 062203ae18
commit c1872c574b
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/devices/spi/TLSPI.scala
View File

@@ -110,7 +110,7 @@ class SPITopModule[B <: SPITopBundle](c: SPIParamsBase, bundle: => B, outer: TLS
abstract class TLSPIBase(w: Int, c: SPIParamsBase)(implicit p: Parameters) extends LazyModule { abstract class TLSPIBase(w: Int, c: SPIParamsBase)(implicit p: Parameters) extends LazyModule {
require(isPow2(c.rSize)) require(isPow2(c.rSize))
val device = new SimpleDevice("spi", Seq("sifive,spi0")) val device = new SimpleDevice("spi", Seq("sifive,spi0"))
val rnode = TLRegisterNode(address = AddressSet(c.rAddress, c.rSize-1), device = device, beatBytes = w) val rnode = TLRegisterNode(address = Seq(AddressSet(c.rAddress, c.rSize-1)), device = device, beatBytes = w)
val intnode = IntSourceNode(IntSourcePortSimple(resources = device.int)) val intnode = IntSourceNode(IntSourcePortSimple(resources = device.int))
} }