riscv/sifive-blocks
1
0
Fork 0
Code Releases Activity

spi: correct polarity of FIRRTL combo loop detection workaround.

Browse Source
This commit is contained in:
Megan Wachs 2017-03-31 13:49:34 -07:00
parent 1af6ce1c85
commit 70ac4044d1
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/devices/spi/SPIArbiter.scala
View File

@ -21,7 +21,7 @@ class SPIArbiter(c: SPIParamsBase, n: Int) extends Module {
io.outer.cnt := Mux1H(sel, io.inner.map(_.cnt))
io.outer.fmt := Mux1H(sel, io.inner.map(_.fmt))
// Workaround for overzealous combinational loop detection
io.outer.cs := Mux(sel(1), io.inner(0).cs, io.inner(1).cs)
io.outer.cs := Mux(sel(0), io.inner(0).cs, io.inner(1).cs)
require(n == 2, "SPIArbiter currently only supports 2 clients")
(io.inner zip sel).foreach { case (inner, s) =>