This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
You've already forked rocket-chip
Code
Releases
Activity
f9ea14b4c2
rocket-chip
/
vsim
History
Scott Johnson
2d12f6689c
make CLOCK_PERIOD actually be the clock period, instead of half of the clock period
2016-08-19 16:55:57 -07:00
..
.gitignore
Write test harness in Chisel
2016-08-15 23:27:27 -07:00
Makefile
Write test harness in Chisel
2016-08-15 23:27:27 -07:00
Makefrag
make CLOCK_PERIOD actually be the clock period, instead of half of the clock period
2016-08-19 16:55:57 -07:00
Makefrag-verilog
Write test harness in Chisel
2016-08-15 23:27:27 -07:00
vlsi_mem_gen
Massive update containing several months of changes from the now-defunct private chip repo.
2015-07-02 14:43:30 -07:00