Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
f9de7173cce9b75843ec83390d37c5aacbfe2e1f
rocket-chip/src/main/scala
T
History
Wesley W. Terpstra f9de7173cc PositionalMultiQueue: use 1-write n-read Mem instead of Reg(Vec(...))
2016-11-22 18:46:11 -08:00
..
coreplex
rocketchip: re-add AXI4 interface
2016-11-22 17:27:58 -08:00
diplomacy
tilelink2 Xbar: merge the AddressSets of fractured managers
2016-11-03 22:18:28 -07:00
groundtest
rocketchip: re-add AXI4 interface
2016-11-22 17:27:58 -08:00
junctions
rocketchip: remove GlobalAddrMap completely
2016-11-21 21:13:26 -08:00
regmapper
regmapper RegisterCrossing: safe AsyncQueues are overkill here
2016-10-14 18:28:31 -07:00
rocket
Per ABI, only x1 and x5 should be treated as function returns
2016-11-22 12:01:05 -08:00
rocketchip
rocketchip: re-add AXI4 interface
2016-11-22 17:27:58 -08:00
uncore
rocketchip: configString is a lazy property of outer
2016-11-22 17:27:58 -08:00
unittest
junctions: get unit tests running again
2016-11-18 17:38:46 -08:00
util
PositionalMultiQueue: use 1-write n-read Mem instead of Reg(Vec(...))
2016-11-22 18:46:11 -08:00
Powered by Gitea Version: 1.27.1 Page: 15ms Template: 5ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API