This ensures that puts by the RoCC accelerator properly invalidates its tile's L1 D$, with which it currently shares the same TileLink port. |
||
---|---|---|
.. | ||
scala |
This ensures that puts by the RoCC accelerator properly invalidates its tile's L1 D$, with which it currently shares the same TileLink port. |
||
---|---|---|
.. | ||
scala |