This change allows the other simulation targets (the emulator and the FPGA simulator) to be run just like the Verilog simulator could be before.
This change allows the other simulation targets (the emulator and the FPGA simulator) to be run just like the Verilog simulator could be before.