This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
Code
Releases
Activity
Files
cc2f87c2140c1ae8dd2db77cf2ae2920a7af515f
rocket-chip
/
src
/
main
T
History
Andrew Waterman
cc2f87c214
Forbid S-mode execution from user memory
...
https://github.com/riscv/riscv-isa-manual/commit/285c81746fe664060b62ae0584865dbfa9f42e1a
2017-06-28 02:09:18 -07:00
..
scala
Forbid S-mode execution from user memory
2017-06-28 02:09:18 -07:00