riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
b80f45f8f2
rocket-chip/uncore
History
Henry Cook b80f45f8f2 Merge branch 'chisel-v2' of github.com:ucb-bar/uncore into chisel-v2 
Conflicts:
	src/main/scala/llc.scala
	src/main/scala/slowio.scala
2013-08-15 16:22:12 -07:00
..
src/main/scala Merge branch 'chisel-v2' of github.com:ucb-bar/uncore into chisel-v2 2013-08-15 16:22:12 -07:00
build.sbt standardizing sbt build conventions 2013-08-15 15:57:16 -07:00
README standardizing sbt build conventions 2013-08-15 15:57:16 -07:00

README 

This is the repository for uncore components assosciated with UCB_BAR chip
projects. To uses these modules, include this repo as a git submodule within
the your chip repository and add it as Project in your chip's build.scala. 
These components are only dependent on Chisel, i.e.
lazy val uncore = Project("uncore", file("uncore"), settings = buildSettings) dependsOn(chisel)