Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
b7181ba49bfe05f968aa25691a5d444a3bde1a3f
rocket-chip/vsim
T
History
Scott Johnson 2d12f6689c make CLOCK_PERIOD actually be the clock period, instead of half of the clock period
2016-08-19 16:55:57 -07:00
..
.gitignore
Write test harness in Chisel
2016-08-15 23:27:27 -07:00
Makefile
Write test harness in Chisel
2016-08-15 23:27:27 -07:00
Makefrag
make CLOCK_PERIOD actually be the clock period, instead of half of the clock period
2016-08-19 16:55:57 -07:00
Makefrag-verilog
Write test harness in Chisel
2016-08-15 23:27:27 -07:00
vlsi_mem_gen
Massive update containing several months of changes from the now-defunct private chip repo.
2015-07-02 14:43:30 -07:00
Powered by Gitea Version: 1.27.1 Page: 9ms Template: 2ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API