riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
rocket-chip/src/main/scala/rocketchip
History
Wesley W. Terpstra 93b2fa197e Artefact output (#545) 
* build: stop using empty .prm file

* generator: general-purpose mechanism for creating elaboration artefacts
2017-02-02 19:24:55 -08:00
..
BaseTop.scala
Artefact output (#545)
2017-02-02 19:24:55 -08:00
Configs.scala
Configs: use a uniform syntax without Match exceptions (#507)
2017-01-13 14:41:19 -08:00
DebugTransport.scala
copyright: ran scripts/modify-copyright
2016-11-27 22:15:43 -08:00
ExampleTop.scala
jtag_dtm: Update regression to run and pass.
2017-01-18 12:08:13 -08:00
Generator.scala
Artefact output (#545)
2017-02-02 19:24:55 -08:00
Periphery.scala
rocketchip: pass variable l1tol2 connections into coreplex
2017-01-29 11:18:36 -08:00
RISCVPlatform.scala
copyright: ran scripts/modify-copyright
2016-11-27 22:15:43 -08:00
RocketPlexMaster.scala
rocketchip: pass variable l1tol2 connections into coreplex
2017-01-29 11:18:36 -08:00
RocketTestSuite.scala
copyright: ran scripts/modify-copyright
2016-11-27 22:15:43 -08:00
TestHarness.scala
coreplex: support multiple memory channels via diplomatic trickery
2017-01-19 19:07:14 -08:00
Utils.scala
copyright: ran scripts/modify-copyright
2016-11-27 22:15:43 -08:00