Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
8f757a9135b24c13424f8eee2ff47dbaa0684d5c
rocket-chip/src/main/scala
T
History
Wesley W. TerpstraandHenry Cook 8f757a9135 coreplex: rename BankedL2 trait to BankedL2CoherenceManagers
2016-11-04 13:35:36 -07:00
..
coreplex
coreplex: rename BankedL2 trait to BankedL2CoherenceManagers
2016-11-04 13:35:36 -07:00
diplomacy
tilelink2 Xbar: merge the AddressSets of fractured managers
2016-11-03 22:18:28 -07:00
groundtest
rocketchip: must create bundles within Module scope
2016-10-31 11:42:47 -07:00
junctions
rocketchip: all of the address map now comes from TL2
2016-10-31 11:42:44 -07:00
regmapper
regmapper RegisterCrossing: safe AsyncQueues are overkill here
2016-10-14 18:28:31 -07:00
rocket
rocket scratchpad: support atomics
2016-10-31 11:42:47 -07:00
rocketchip
rocketchip: connect rtcTick to coreplex
2016-10-31 11:42:47 -07:00
uncore
tilelink2 Broadcast: support "bufferless" implementation
2016-11-04 13:35:36 -07:00
unittest
diplomacy: print out bus widths on edges in agent graph
2016-10-31 11:42:47 -07:00
util
Fixed AsyncFifo with reset messaging
2016-10-25 16:45:08 -07:00
Powered by Gitea Version: 1.27.1 Page: 14ms Template: 3ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API