46 lines
1.0 KiB
Scala
46 lines
1.0 KiB
Scala
package rocket
|
|
|
|
import Chisel._
|
|
import uncore.constants.MemoryOpConstants._
|
|
import Util._
|
|
|
|
class RocketIO(implicit conf: RocketConfiguration) extends Bundle
|
|
{
|
|
val host = new HTIFIO(conf.tl.ln.nClients)
|
|
val imem = new CPUFrontendIO()(conf.icache)
|
|
val dmem = new HellaCacheIO()(conf.dcache)
|
|
val ptw = new DatapathPTWIO().flip
|
|
val rocc = new RoCCInterface().flip
|
|
}
|
|
|
|
class Core(implicit conf: RocketConfiguration) extends Module
|
|
{
|
|
val io = new RocketIO
|
|
|
|
val ctrl = Module(new Control)
|
|
val dpath = Module(new Datapath)
|
|
|
|
val fpu: FPU = if (conf.fpu) {
|
|
val fpu = Module(new FPU(4,6))
|
|
dpath.io.fpu <> fpu.io.dpath
|
|
ctrl.io.fpu <> fpu.io.ctrl
|
|
fpu.io.sfma.valid := Bool(false) // hook these up to coprocessor?
|
|
fpu.io.dfma.valid := Bool(false)
|
|
fpu
|
|
} else null
|
|
|
|
ctrl.io.dpath <> dpath.io.ctrl
|
|
dpath.io.host <> io.host
|
|
|
|
ctrl.io.imem <> io.imem
|
|
dpath.io.imem <> io.imem
|
|
|
|
ctrl.io.dmem <> io.dmem
|
|
dpath.io.dmem <> io.dmem
|
|
|
|
dpath.io.ptw <> io.ptw
|
|
|
|
ctrl.io.rocc <> io.rocc
|
|
dpath.io.rocc <> io.rocc
|
|
}
|