Logo
Explore Help
Sign In
riscv/rocket-chip
Watch 1
Star 0
Fork 0
Code Releases Activity
Files
837d207064f73088829e14639da8562ab27313d0
rocket-chip/src/main/scala
T
History
Henry Cook 38c5af5bad [rocket] cleanup mshr logic
2016-11-23 12:09:56 -08:00
..
coreplex
factor out common cache subcomponents into uncore.util
2016-11-23 12:09:35 -08:00
diplomacy
tilelink2 Xbar: merge the AddressSets of fractured managers
2016-11-03 22:18:28 -07:00
groundtest
factor out common cache subcomponents into uncore.util
2016-11-23 12:09:35 -08:00
junctions
rocketchip: remove GlobalAddrMap completely
2016-11-21 21:13:26 -08:00
regmapper
regmapper RegisterCrossing: safe AsyncQueues are overkill here
2016-10-14 18:28:31 -07:00
rocket
[rocket] cleanup mshr logic
2016-11-23 12:09:56 -08:00
rocketchip
rocketchip: don't waste too many sources on the AXI master port
2016-11-22 21:48:41 -08:00
uncore
[rocket] cleanup mshr logic
2016-11-23 12:09:56 -08:00
unittest
junctions: get unit tests running again
2016-11-18 17:38:46 -08:00
util
PositionalMultiQueue: use a UInt instead of Reg(Vec(Bool))
2016-11-22 20:39:38 -08:00
Powered by Gitea Version: 1.27.1 Page: 14ms Template: 4ms
Dark
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API