riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
700910adff
rocket-chip/csrc
History
Henry Cook d3ccec1044 Massive update containing several months of changes from the now-defunct private chip repo. 
* Adds support for a L2 cache with directory bits for tracking L1 coherence (DefaultL2Config), and new metadata-based coherence API.
* Additional tests.
* New virtual memory implementation, priviliged architecture (1.7), custom CSRs, FDivSqrt unit
* Updated TileLink protocol, NASTI protocol SHIMs.
* Lays groundwork for multiple top-level memory channels, superscalar fetch.
* Bump all submodules.
2015-07-02 14:43:30 -07:00
..
emulator.cc Massive update containing several months of changes from the now-defunct private chip repo. 2015-07-02 14:43:30 -07:00
htif_emulator.h add LICENSE 2014-09-12 10:15:04 -07:00
mm_dramsim2.cc add LICENSE 2014-09-12 10:15:04 -07:00
mm_dramsim2.h add LICENSE 2014-09-12 10:15:04 -07:00
mm.cc add LICENSE 2014-09-12 10:15:04 -07:00
mm.h add LICENSE 2014-09-12 10:15:04 -07:00
vcs_main.cc add LICENSE 2014-09-12 10:15:04 -07:00