1
0
rocket-chip/rocket
Andrew Waterman 5b20ed71be move rd=0 check into bypass logic
before, the check was in the write enable logic, but moving it obviated
an awkward corner case for mtpcr with rd=0.
2012-11-05 01:30:57 -08:00
..
src/main/scala move rd=0 check into bypass logic 2012-11-05 01:30:57 -08:00