rocket-chip/.gitignore at 56f515c2558c4cf06e18b3e1a299afbc153460f4 - rocket-chip - Tiband Gitea

riscv/rocket-chip

Henry Cook 56f515c255 first steps in uncore constant/tilelink data refactor

2014-03-30 09:21:08 -07:00

4 lines

29 B

Plaintext

Raw Blame History

	`target/`
	`project/target`
	`*.swp`