1
0
rocket-chip/src/main/scala/uncore/tilelink2
2016-09-05 22:11:03 -07:00
..
Buffer.scala tilelink2: helper objects should pass source line from where they were invoked 2016-09-05 20:58:41 -07:00
Bundles.scala tilelink2: move files to new uncore directory 2016-09-05 20:58:40 -07:00
Edges.scala tilelink2: statically optimize numBeats for simple managers 2016-09-05 22:11:03 -07:00
Fragmenter.scala tilelink2: stricter TransferSizes requirements 2016-09-05 22:10:28 -07:00
GPIO.scala tilelink2: move files to new uncore directory 2016-09-05 20:58:40 -07:00
HintHandler.scala tilelink2: helper objects should pass source line from where they were invoked 2016-09-05 20:58:41 -07:00
LazyModule.scala tilelink2: move files to new uncore directory 2016-09-05 20:58:40 -07:00
Legacy.scala tilelink2: be more forgiving in what Legacy TL requires 2016-09-05 21:12:51 -07:00
Monitor.scala tilelink2: Monitor should check mask of reconstructed request 2016-09-05 20:58:41 -07:00
Narrower.scala tilelink2: Narrower must be little-endian 2016-09-05 20:58:41 -07:00
Nodes.scala tilelink2: move files to new uncore directory 2016-09-05 20:58:40 -07:00
package.scala tilelink2: move files to new uncore directory 2016-09-05 20:58:40 -07:00
Parameters.scala tilelink2: stricter TransferSizes requirements 2016-09-05 22:10:28 -07:00
RegField.scala tilelink2: clarify ready-valid use of RegisterRouter 2016-09-05 20:58:40 -07:00
RegisterRouter.scala tilelink2: tie off unused channels 2016-09-05 20:58:41 -07:00
RegMapper.scala tilelink2: ensure RegFields don't exceed their bounds 2016-09-05 20:58:40 -07:00
SRAM.scala tilelink2: tie off unused channels 2016-09-05 20:58:41 -07:00
TLNodes.scala tilelink2: be careful; apply Andrew's masking trick everywhere 2016-09-05 20:58:41 -07:00
Xbar.scala tilelink2: fix Xbar bug where Mux1H broke FSM if only one manager 2016-09-05 20:58:41 -07:00