This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
Code
Releases
Activity
Files
48170fd9aa4de6bf2a443010881d25dd55238941
rocket-chip
/
src
/
main
/
scala
T
History
Colin Schmidt
and
Howard Mao
48170fd9aa
add default cases to configs that use CDEMatchError
...
this avoids filling in the stack trace every time a config doesn't contain the parameter
2016-04-22 12:14:58 -07:00
..
Configs.scala
add default cases to configs that use CDEMatchError
2016-04-22 12:14:58 -07:00
DeviceSet.scala
implement DMA streaming functionality
2016-01-07 19:26:15 -08:00
Fpga.scala
move FPGA AXI to HTIF converter into Chisel module
2016-02-19 13:53:31 -08:00
RocketChip.scala
put memory into the address map and no longer use MMIOBase
2016-04-21 18:53:16 -07:00
TestBench.scala
Fix narrow read/write behavior for AXI converters and fix L2 bugs
2016-04-12 15:39:15 -07:00
TestConfigs.scala
add default cases to configs that use CDEMatchError
2016-04-22 12:14:58 -07:00
Testing.scala
Revert "Bump chisel3 and firrtl, add support for firrtl $ delimiter"
2016-03-30 19:06:32 -07:00
Vlsi.scala
Generate and use SCR address header files
2016-02-17 15:23:18 -08:00
ZscaleChip.scala
make ZscaleChip work with new parameters framework
2015-10-25 10:24:39 -07:00