* coreplex collapse: peripherals now in coreplex * coreplex: better factoring of TLBusWrapper attachement points * diplomacy: allow monitorless :*= and :=* * rocket: don't connect monitors to tile tim slave ports * rename chip package to system * coreplex: only sbus has a splitter * TLFragmenter: Continuing my spot battles on requires without explanatory strings * pbus: toFixedWidthSingleBeatSlave * tilelink: more verbose requires * use the new system package for regression * sbus: add more explicit FIFO attachment points * delete leftover top-level utils * cleanup ResetVector and RTC
		
			
				
	
	
		
			59 lines
		
	
	
		
			1.8 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			59 lines
		
	
	
		
			1.8 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| # check RISCV environment variable
 | |
| ifndef RISCV
 | |
| $(error Please set environment variable RISCV. Please take a look at README)
 | |
| endif
 | |
| 
 | |
| MODEL ?= TestHarness
 | |
| PROJECT ?= freechips.rocketchip.system
 | |
| CFG_PROJECT ?= $(PROJECT)
 | |
| CONFIG ?= DefaultConfig
 | |
| # TODO: For now must match rocketchip.Generator
 | |
| long_name = $(PROJECT).$(CONFIG)
 | |
| 
 | |
| CXX ?= g++
 | |
| CXXFLAGS := -O1
 | |
| JVM_MEMORY ?= 2G
 | |
| 
 | |
| SBT ?= java -Xmx$(JVM_MEMORY) -Xss8M -XX:MaxPermSize=256M -jar $(base_dir)/sbt-launch.jar
 | |
| SHELL := /bin/bash
 | |
| 
 | |
| FIRRTL_JAR ?= $(base_dir)/firrtl/utils/bin/firrtl.jar
 | |
| FIRRTL ?= java -Xmx$(JVM_MEMORY) -Xss8M -XX:MaxPermSize=256M -cp $(FIRRTL_JAR) firrtl.Driver
 | |
| 
 | |
| # Build firrtl.jar and put it where chisel3 can find it.
 | |
| $(FIRRTL_JAR): $(shell find $(base_dir)/firrtl/src/main/scala -iname "*.scala")
 | |
| 	$(MAKE) -C $(base_dir)/firrtl SBT="$(SBT)" root_dir=$(base_dir)/firrtl build-scala
 | |
| 	touch $(FIRRTL_JAR)
 | |
| 	mkdir -p $(base_dir)/lib
 | |
| 	cp -p $(FIRRTL_JAR) $(base_dir)/lib
 | |
| # When chisel3 pr 448 is merged, the following extraneous copy may be removed.
 | |
| 	mkdir -p $(base_dir)/chisel3/lib
 | |
| 	cp -p $(FIRRTL_JAR) $(base_dir)/chisel3/lib
 | |
| 
 | |
| src_path := src/main/scala
 | |
| default_submodules := . hardfloat chisel3
 | |
| chisel_srcs := $(foreach submodule,$(default_submodules) $(ROCKETCHIP_ADDONS),$(shell find $(base_dir)/$(submodule)/$(src_path) -name "*.scala"))
 | |
| 
 | |
| disasm := 2>
 | |
| which_disasm := $(shell which spike-dasm 2> /dev/null)
 | |
| ifneq ($(which_disasm),)
 | |
| 	disasm := 3>&1 1>&2 2>&3 | $(which_disasm) $(DISASM_EXTENSION) >
 | |
| endif
 | |
| 
 | |
| timeout_cycles = 100000000
 | |
| 
 | |
| bootrom_img = $(base_dir)/bootrom/bootrom.img
 | |
| 
 | |
| #--------------------------------------------------------------------
 | |
| # Build Tests
 | |
| #--------------------------------------------------------------------
 | |
| 
 | |
| %.hex:
 | |
| 	$(MAKE) -C $(dir $@) $(notdir $@)
 | |
| 
 | |
| %.riscv.hex: %.riscv
 | |
| 	$(MAKE) -C $(dir $@) $(notdir $@)
 | |
| 
 | |
| clean-run-output:
 | |
| 	rm -f $(output_dir)/{*.out,*.run,*.vpd}
 |