167 lines
8.9 KiB
Scala
167 lines
8.9 KiB
Scala
// See LICENSE.SiFive for license details.
|
|
|
|
package freechips.rocketchip.tilelink
|
|
|
|
import Chisel._
|
|
import chisel3.internal.sourceinfo.SourceInfo
|
|
import freechips.rocketchip.config.{Field, Parameters}
|
|
import freechips.rocketchip.diplomacy._
|
|
import freechips.rocketchip.util.RationalDirection
|
|
import scala.collection.mutable.ListBuffer
|
|
|
|
case object TLMonitorBuilder extends Field[TLMonitorArgs => TLMonitorBase](args => new TLMonitor(args))
|
|
case object TLCombinationalCheck extends Field[Boolean](false)
|
|
|
|
object TLImp extends NodeImp[TLClientPortParameters, TLManagerPortParameters, TLEdgeOut, TLEdgeIn, TLBundle]
|
|
{
|
|
def edgeO(pd: TLClientPortParameters, pu: TLManagerPortParameters, p: Parameters): TLEdgeOut = new TLEdgeOut(pd, pu, p)
|
|
def edgeI(pd: TLClientPortParameters, pu: TLManagerPortParameters, p: Parameters): TLEdgeIn = new TLEdgeIn(pd, pu, p)
|
|
|
|
def bundleO(eo: TLEdgeOut): TLBundle = TLBundle(eo.bundle)
|
|
def bundleI(ei: TLEdgeIn): TLBundle = TLBundle(ei.bundle)
|
|
|
|
def colour = "#000000" // black
|
|
override def labelI(ei: TLEdgeIn) = (ei.manager.beatBytes * 8).toString
|
|
override def labelO(eo: TLEdgeOut) = (eo.manager.beatBytes * 8).toString
|
|
|
|
override def connect(edges: () => Seq[TLEdgeIn], bundles: () => Seq[(TLBundle, TLBundle)], enableMonitoring: Boolean)
|
|
(implicit p: Parameters, sourceInfo: SourceInfo): (Option[TLMonitorBase], () => Unit) = {
|
|
val monitor = if (enableMonitoring) Some(LazyModule(p(TLMonitorBuilder)(TLMonitorArgs(edges, sourceInfo, p)))) else None
|
|
(monitor, () => {
|
|
val eval = bundles ()
|
|
monitor.foreach { m => (eval zip m.module.io.in) foreach { case ((i,o), m) => m := TLBundleSnoop(o,i) } }
|
|
eval.foreach { case (bi, bo) =>
|
|
bi <> bo
|
|
if (p(TLCombinationalCheck)) {
|
|
// It is forbidden for valid to depend on ready in TL2
|
|
// If someone did that, then this will create a detectable combinational loop
|
|
bo.a.ready := bi.a.ready && bo.a.valid
|
|
bi.b.ready := bo.b.ready && bi.b.valid
|
|
bo.c.ready := bi.c.ready && bo.c.valid
|
|
bi.d.ready := bo.d.ready && bi.d.valid
|
|
bo.e.ready := bi.e.ready && bo.e.valid
|
|
}
|
|
}
|
|
})
|
|
}
|
|
|
|
override def mixO(pd: TLClientPortParameters, node: OutwardNode[TLClientPortParameters, TLManagerPortParameters, TLBundle]): TLClientPortParameters =
|
|
pd.copy(clients = pd.clients.map { c => c.copy (nodePath = node +: c.nodePath) })
|
|
override def mixI(pu: TLManagerPortParameters, node: InwardNode[TLClientPortParameters, TLManagerPortParameters, TLBundle]): TLManagerPortParameters =
|
|
pu.copy(managers = pu.managers.map { m => m.copy (nodePath = node +: m.nodePath) })
|
|
override def getO(pu: TLManagerPortParameters): Option[BaseNode] = {
|
|
val head = pu.managers.map(_.nodePath.headOption)
|
|
if (head.exists(!_.isDefined) || head.map(_.get).distinct.size != 1) {
|
|
None
|
|
} else {
|
|
val subproblem = pu.copy(managers = pu.managers.map(m => m.copy(nodePath = m.nodePath.tail)))
|
|
getO(subproblem) match {
|
|
case Some(x) => Some(x)
|
|
case None => Some(head(0).get)
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
case class TLClientNode(portParams: Seq[TLClientPortParameters])(implicit valName: ValName) extends SourceNode(TLImp)(portParams)
|
|
case class TLManagerNode(portParams: Seq[TLManagerPortParameters])(implicit valName: ValName) extends SinkNode(TLImp)(portParams)
|
|
|
|
case class TLAdapterNode(
|
|
clientFn: TLClientPortParameters => TLClientPortParameters = { s => s },
|
|
managerFn: TLManagerPortParameters => TLManagerPortParameters = { s => s },
|
|
num: Range.Inclusive = 0 to 999)(
|
|
implicit valName: ValName)
|
|
extends AdapterNode(TLImp)(clientFn, managerFn, num)
|
|
|
|
case class TLIdentityNode()(implicit valName: ValName) extends IdentityNode(TLImp)()
|
|
|
|
case class TLNexusNode(
|
|
clientFn: Seq[TLClientPortParameters] => TLClientPortParameters,
|
|
managerFn: Seq[TLManagerPortParameters] => TLManagerPortParameters,
|
|
numClientPorts: Range.Inclusive = 1 to 999,
|
|
numManagerPorts: Range.Inclusive = 1 to 999)(
|
|
implicit valName: ValName)
|
|
extends NexusNode(TLImp)(clientFn, managerFn, numClientPorts, numManagerPorts)
|
|
|
|
abstract class TLCustomNode(
|
|
numClientPorts: Range.Inclusive,
|
|
numManagerPorts: Range.Inclusive)(
|
|
implicit valName: ValName)
|
|
extends CustomNode(TLImp)(numClientPorts, numManagerPorts)
|
|
|
|
// Asynchronous crossings
|
|
|
|
object TLAsyncImp extends NodeImp[TLAsyncClientPortParameters, TLAsyncManagerPortParameters, TLAsyncEdgeParameters, TLAsyncEdgeParameters, TLAsyncBundle]
|
|
{
|
|
def edgeO(pd: TLAsyncClientPortParameters, pu: TLAsyncManagerPortParameters, p: Parameters): TLAsyncEdgeParameters = TLAsyncEdgeParameters(pd, pu, p)
|
|
def edgeI(pd: TLAsyncClientPortParameters, pu: TLAsyncManagerPortParameters, p: Parameters): TLAsyncEdgeParameters = TLAsyncEdgeParameters(pd, pu, p)
|
|
|
|
def bundleO(eo: TLAsyncEdgeParameters): TLAsyncBundle = new TLAsyncBundle(eo.bundle)
|
|
def bundleI(ei: TLAsyncEdgeParameters): TLAsyncBundle = new TLAsyncBundle(ei.bundle)
|
|
|
|
def colour = "#ff0000" // red
|
|
override def labelI(ei: TLAsyncEdgeParameters) = ei.manager.depth.toString
|
|
override def labelO(eo: TLAsyncEdgeParameters) = eo.manager.depth.toString
|
|
|
|
override def mixO(pd: TLAsyncClientPortParameters, node: OutwardNode[TLAsyncClientPortParameters, TLAsyncManagerPortParameters, TLAsyncBundle]): TLAsyncClientPortParameters =
|
|
pd.copy(base = pd.base.copy(clients = pd.base.clients.map { c => c.copy (nodePath = node +: c.nodePath) }))
|
|
override def mixI(pu: TLAsyncManagerPortParameters, node: InwardNode[TLAsyncClientPortParameters, TLAsyncManagerPortParameters, TLAsyncBundle]): TLAsyncManagerPortParameters =
|
|
pu.copy(base = pu.base.copy(managers = pu.base.managers.map { m => m.copy (nodePath = node +: m.nodePath) }))
|
|
}
|
|
|
|
case class TLAsyncAdapterNode(
|
|
clientFn: TLAsyncClientPortParameters => TLAsyncClientPortParameters = { s => s },
|
|
managerFn: TLAsyncManagerPortParameters => TLAsyncManagerPortParameters = { s => s },
|
|
num: Range.Inclusive = 0 to 999)(
|
|
implicit valName: ValName)
|
|
extends AdapterNode(TLAsyncImp)(clientFn, managerFn, num)
|
|
|
|
case class TLAsyncIdentityNode()(implicit valName: ValName) extends IdentityNode(TLAsyncImp)()
|
|
|
|
case class TLAsyncSourceNode(sync: Int)(implicit valName: ValName)
|
|
extends MixedAdapterNode(TLImp, TLAsyncImp)(
|
|
dFn = { p => TLAsyncClientPortParameters(p) },
|
|
uFn = { p => p.base.copy(minLatency = sync+1) }) // discard cycles in other clock domain
|
|
|
|
case class TLAsyncSinkNode(depth: Int, sync: Int)(implicit valName: ValName)
|
|
extends MixedAdapterNode(TLAsyncImp, TLImp)(
|
|
dFn = { p => p.base.copy(minLatency = sync+1) },
|
|
uFn = { p => TLAsyncManagerPortParameters(depth, p) })
|
|
|
|
// Rationally related crossings
|
|
|
|
object TLRationalImp extends NodeImp[TLRationalClientPortParameters, TLRationalManagerPortParameters, TLRationalEdgeParameters, TLRationalEdgeParameters, TLRationalBundle]
|
|
{
|
|
def edgeO(pd: TLRationalClientPortParameters, pu: TLRationalManagerPortParameters, p: Parameters): TLRationalEdgeParameters = TLRationalEdgeParameters(pd, pu, p)
|
|
def edgeI(pd: TLRationalClientPortParameters, pu: TLRationalManagerPortParameters, p: Parameters): TLRationalEdgeParameters = TLRationalEdgeParameters(pd, pu, p)
|
|
|
|
def bundleO(eo: TLRationalEdgeParameters): TLRationalBundle = new TLRationalBundle(eo.bundle)
|
|
def bundleI(ei: TLRationalEdgeParameters): TLRationalBundle = new TLRationalBundle(ei.bundle)
|
|
|
|
def colour = "#00ff00" // green
|
|
|
|
override def mixO(pd: TLRationalClientPortParameters, node: OutwardNode[TLRationalClientPortParameters, TLRationalManagerPortParameters, TLRationalBundle]): TLRationalClientPortParameters =
|
|
pd.copy(base = pd.base.copy(clients = pd.base.clients.map { c => c.copy (nodePath = node +: c.nodePath) }))
|
|
override def mixI(pu: TLRationalManagerPortParameters, node: InwardNode[TLRationalClientPortParameters, TLRationalManagerPortParameters, TLRationalBundle]): TLRationalManagerPortParameters =
|
|
pu.copy(base = pu.base.copy(managers = pu.base.managers.map { m => m.copy (nodePath = node +: m.nodePath) }))
|
|
}
|
|
|
|
case class TLRationalAdapterNode(
|
|
clientFn: TLRationalClientPortParameters => TLRationalClientPortParameters = { s => s },
|
|
managerFn: TLRationalManagerPortParameters => TLRationalManagerPortParameters = { s => s },
|
|
num: Range.Inclusive = 0 to 999)(
|
|
implicit valName: ValName)
|
|
extends AdapterNode(TLRationalImp)(clientFn, managerFn, num)
|
|
|
|
case class TLRationalIdentityNode()(implicit valName: ValName) extends IdentityNode(TLRationalImp)()
|
|
|
|
case class TLRationalSourceNode()(implicit valName: ValName)
|
|
extends MixedAdapterNode(TLImp, TLRationalImp)(
|
|
dFn = { p => TLRationalClientPortParameters(p) },
|
|
uFn = { p => p.base.copy(minLatency = 1) }) // discard cycles from other clock domain
|
|
|
|
case class TLRationalSinkNode(direction: RationalDirection)(implicit valName: ValName)
|
|
extends MixedAdapterNode(TLRationalImp, TLImp)(
|
|
dFn = { p => p.base.copy(minLatency = 1) },
|
|
uFn = { p => TLRationalManagerPortParameters(direction, p) })
|