This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
Code
Releases
Activity
Files
0800fd3ed99c1ca5fcde73905162df863911d73e
rocket-chip
/
src
/
main
/
scala
/
devices
T
History
Megan Wachs
and
GitHub
0800fd3ed9
PLIC: Add maxPri as well as ndev in DTS
2017-07-13 13:18:50 -07:00
..
debug
Refactor package hierarchy and remove legacy bus protocol implementations (
#845
)
2017-07-07 10:48:16 -07:00
tilelink
PLIC: Add maxPri as well as ndev in DTS
2017-07-13 13:18:50 -07:00
