This website requires JavaScript.
Explore
Help
Sign In
riscv
/
rocket-chip
Watch
1
Star
0
Fork
0
You've already forked rocket-chip
Code
Releases
Activity
rocket-chip
/
emulator
History
Andrew Waterman
21ac28b57a
Don't build verilog twice for emulator and emulator-debug
...
Since we aren't using chisel2, the output is the same either way.
2017-08-04 01:02:33 -07:00
..
.gitignore
Install Verilator when building the emulator
2016-06-14 21:21:43 -07:00
Makefile
Excise the last instance of run-bmarks-test (
#836
)
2017-06-30 11:50:40 -07:00
Makefrag-verilator
Don't build verilog twice for emulator and emulator-debug
2017-08-04 01:02:33 -07:00