riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
49 Commits 1 Branch 0 Tags 13 MiB
a922b60152
Commit Graph

1 Commits

Author SHA1 Message Date
Andrew Waterman
fd727bf8aa add some of the zedboard fpga infrastructure 
you can elaborate the RTL in fpga/build/vcs-sim-rtl, but there's no harness
for VCS simulation yet.
 2013-01-06 03:58:10 -08:00