riscv/rocket-chip
1
0
Fork 0
Code Releases Activity
4,286 Commits 1 Branch 0 Tags
629e9a2ef6a56a1d2f9ccba73a65be4ce17aa7da
Commit Graph
54 Commits
Author SHA1 Message Date
Palmer Dabbelt 00465b15c3 Allow the regression Makefile to clean all targets 2016-01-31 23:06:59 -08:00
Palmer Dabbelt c9a2b7d109 Add torture as part of the regression 
Since the latest Spike fix my torture runs are succeeding, so I can now run it
as part of the regression flow.
 2016-01-31 23:06:59 -08:00
Palmer Dabbelt e185fe6850 Add targets for emulator and fsim regressions 
This change allows the other simulation targets (the emulator and the FPGA
simulator) to be run just like the Verilog simulator could be before.
 2016-01-31 23:06:59 -08:00
Palmer DabbeltandPalmer Dabbelt 7209c13338 Move to a regression Makefile 
In order to have the buildbot support various types of failures it needs
to run different commands.  Rather than modifying the regression script
to have a bunch of arguments I've just gone and made a makefile for
regressions instead.

This doesn't run torture right now because that's broken, but I'll add
support soon.
 2016-01-26 22:50:49 -08:00