riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Add link to Diplomatic Design Patterns Paper

Browse Source
This commit is contained in:
Megan Wachs
2017-10-23 15:21:46 -07:00
committed by GitHub
parent 680f3b1620
commit ffffafc7c3
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@@ -167,7 +167,7 @@ clock-crossers and converters from TileLink to external bus protocols (e.g. AXI
This RTL package contains implementations for peripheral devices, including the Debug module and various TL slaves.
* **diplomacy**
This utility package extends Chisel by allowing for two-phase hardware elaboration, in which certain parameters
are dynamically negotiated between modules.
are dynamically negotiated between modules. For more information about diplomacy, see [this paper](https://carrv.github.io/papers/cook-diplomacy-carrv2017.pdf).
* **groundtest**
This RTL package generates synthesizeable hardware testers that emit randomized
memory access streams in order to stress-tests the uncore memory hierarchy.