riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge branch 'master' into auto-plusargs

Browse Source
This commit is contained in:
Henry Cook
2018-02-06 18:38:44 -08:00
committed by GitHub
parent 355d3b15e8 9f6d586e8c
commit fe277cf6f0
30 changed files with 236 additions and 166 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
emulator/Makefrag-verilator
View File

@ -14,7 +14,7 @@ $(generated_dir)/%.fir $(generated_dir)/%.d: $(FIRRTL_JAR) $(chisel_srcs) $(boot
%.v %.conf: %.fir $(FIRRTL_JAR)
mkdir -p $(dir $@)
$(FIRRTL) $(patsubst %,-i %,$(filter %.fir,$^)) -o $*.v -X verilog --infer-rw $(MODEL) --repl-seq-mem -c:$(MODEL):-o:$*.conf -faf $*.anno -ffaaf
$(FIRRTL) $(patsubst %,-i %,$(filter %.fir,$^)) -o $*.v -X verilog --infer-rw $(MODEL) --repl-seq-mem -c:$(MODEL):-o:$*.conf -faf $*.anno
$(generated_dir)/$(long_name).behav_srams.v : $(generated_dir)/$(long_name).conf $(VLSI_MEM_GEN)
cd $(generated_dir) && \