riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Add a way to create Async Reset Registers and a way to easily access them with TL2

Browse Source
This commit is contained in:
Megan Wachs
2016-09-08 20:01:03 -07:00
parent c1eb1f12a2
commit fda4c2bd76
4 changed files with 148 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
vsim/Makefrag
View File

@ -6,7 +6,8 @@
bb_vsrcs = $(base_dir)/vsrc/DebugTransportModuleJtag.v \
$(base_dir)/vsrc/jtag_vpi.v \
$(base_dir)/vsrc/AsyncMailbox.v
$(base_dir)/vsrc/AsyncMailbox.v \
$(base_dir)/vsrc/AsyncResetReg.v
sim_vsrcs = \
$(generated_dir)/$(MODEL).$(CONFIG).v \