riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Merge branch 'master' into configdoc

Browse Source
This commit is contained in:
Henry Cook 2017-02-09 10:09:30 -08:00 committed by GitHub
commit fc7838ff7b
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/util/Misc.scala
View File

@ -89,7 +89,7 @@ object Str
def apply(x: SInt): UInt = apply(x, 10) def apply(x: SInt): UInt = apply(x, 10)
def apply(x: SInt, radix: Int): UInt = { def apply(x: SInt, radix: Int): UInt = {
val neg = x < SInt(0) val neg = x < SInt(0)
val abs = x.abs val abs = x.abs.asUInt
if (radix != 10) { if (radix != 10) {
Cat(Mux(neg, Str('-'), Str(' ')), Str(abs, radix)) Cat(Mux(neg, Str('-'), Str(' ')), Str(abs, radix))
} else { } else {