riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

plusarg_reader: make synthesis path a no brainer (#947)

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-08-10 16:35:30 -07:00 committed by GitHub
parent 0a591c5b5b
commit fa867bc478
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
vsrc/plusarg_reader.v
View File

@ -6,15 +6,15 @@ module plusarg_reader #(FORMAT="borked=%d", DEFAULT=0) (
output [31:0] out output [31:0] out
); );
`ifdef SYNTHESIS
assign out = DEFAULT;
`else
reg [31:0] myplus; reg [31:0] myplus;
assign out = myplus; assign out = myplus;
initial begin initial begin
`ifdef SYNTHESIS
myplus = DEFAULT;
`else
if (!$value$plusargs(FORMAT, myplus)) myplus = DEFAULT; if (!$value$plusargs(FORMAT, myplus)) myplus = DEFAULT;
`endif
end end
`endif
endmodule endmodule