riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

rocketchip: connect rtcTick to coreplex

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-10-29 13:13:11 -07:00
parent 4a0b29850c
commit f943c5d6ef
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/rocketchip/BaseTop.scala
View File

@ -76,6 +76,8 @@ trait TopNetworkModule extends HasPeripheryParameters {
val coreplexRtc : Bool = Wire(outer.coreplex.module.io.rtcTick) val coreplexRtc : Bool = Wire(outer.coreplex.module.io.rtcTick)
io.success := outer.coreplex.module.io.success io.success := outer.coreplex.module.io.success
outer.coreplex.module.io.rtcTick := coreplexRtc
coreplexRtc := Counter(p(rocketchip.RTCPeriod)).inc() coreplexRtc := Counter(p(rocketchip.RTCPeriod)).inc()
} }