riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

vvcfgivl and vsetvl works

Browse Source
This commit is contained in:
Yunsup Lee
2012-02-09 02:35:09 -08:00
parent 92493ad153
commit f47d888feb
5 changed files with 59 additions and 55 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/dpath_util.scala
View File

@ -129,7 +129,7 @@ class rocketDpathPCR extends Component
io.r.data := rdata;
io.vecbank := reg_vecbank
var cnt = UFix(0)
var cnt = UFix(0,4)
for (i <- 0 until 8)
cnt = cnt + reg_vecbank(i)
io.vecbankcnt := cnt(3,0)