riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

add alloc option to Put constructor

Browse Source
This commit is contained in:
Howard Mao 2015-11-12 11:39:59 -08:00
parent 7733fbe6a3
commit f397d61033
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
uncore/src/main/scala/tilelink.scala
View File

@ -402,6 +402,7 @@ object GetPrefetch {
* @param addr_beat sub-block address (which beat) * @param addr_beat sub-block address (which beat)
* @param data data being refilled to the original requestor * @param data data being refilled to the original requestor
* @param wmask per-byte write mask for this beat * @param wmask per-byte write mask for this beat
* @param alloc hint whether the block should be allocated in intervening caches
*/ */
object Put { object Put {
def apply( def apply(
@ -409,7 +410,8 @@ object Put {
addr_block: UInt, addr_block: UInt,
addr_beat: UInt, addr_beat: UInt,
data: UInt, data: UInt,
wmask: Option[UInt]= None) wmask: Option[UInt]= None,
alloc: Bool = Bool(true))
(implicit p: Parameters): Acquire = { (implicit p: Parameters): Acquire = {
Acquire( Acquire(
is_builtin_type = Bool(true), is_builtin_type = Bool(true),
@ -418,7 +420,7 @@ object Put {
addr_beat = addr_beat, addr_beat = addr_beat,
client_xact_id = client_xact_id, client_xact_id = client_xact_id,
data = data, data = data,
union = Cat(wmask.getOrElse(Acquire.fullWriteMask), Bool(true))) union = Cat(wmask.getOrElse(Acquire.fullWriteMask), alloc))
} }
} }