riscv
/
rocket-chip
1
0
Fork 0
Code Releases Activity

make sure timeout doesn't trigger spuriously on reset

This commit is contained in:
Howard Mao 2015-11-18 22:53:50 -08:00
parent 8bc90ab9bd
commit f325874420
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
groundtest/src/main/scala/util.scala
View File

@ -25,7 +25,7 @@ class Timer(initCount: Int) extends Module {
countdown := countdown - UInt(1) countdown := countdown - UInt(1)
} }
io.timeout := countdown === UInt(0) io.timeout := countdown === UInt(0) && active
} }
object Timer { object Timer {