riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

assert that TileLink router has valid route

Browse Source
This commit is contained in:
Howard Mao 2016-05-03 12:18:06 -07:00
parent cc4102f8de
commit f26c422544
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
uncore/src/main/scala/interconnect.scala
View File

@ -214,6 +214,8 @@ class ClientUncachedTileLinkIORouter(
new Grant, nOuter, tlDataBeats, Some((gnt: Grant) => gnt.hasMultibeatData()))) new Grant, nOuter, tlDataBeats, Some((gnt: Grant) => gnt.hasMultibeatData())))
gnt_arb.io.in <> io.out.map(_.grant) gnt_arb.io.in <> io.out.map(_.grant)
io.in.grant <> gnt_arb.io.out io.in.grant <> gnt_arb.io.out
assert(!io.in.acquire.valid || acq_route.orR, "No valid route")
} }
class TileLinkInterconnectIO(val nInner: Int, val nOuter: Int) class TileLinkInterconnectIO(val nInner: Int, val nOuter: Int)