riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Remove empty when statement (???)

Browse Source
This commit is contained in:
Andrew Waterman 2016-03-25 15:52:18 -07:00
parent 1ae6d09751
commit ed280fb3de
1 changed files with 0 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
rocket/src/main/scala/icache.scala
View File

@ -104,8 +104,6 @@ class ICache(implicit p: Parameters) extends CoreModule()(p) with HasL1CachePara
val s1_vb = !io.invalidate && vb_array(Cat(UInt(i), s1_pgoff(untagBits-1,blockOffBits))).toBool val s1_vb = !io.invalidate && vb_array(Cat(UInt(i), s1_pgoff(untagBits-1,blockOffBits))).toBool
val tag_out = tag_rdata(i) val tag_out = tag_rdata(i)
val s1_tag_disparity = code.decode(tag_out).error val s1_tag_disparity = code.decode(tag_out).error
when (s1_valid && rdy && !stall) {
}
s1_tag_match(i) := tag_out(tagBits-1,0) === s1_tag s1_tag_match(i) := tag_out(tagBits-1,0) === s1_tag
s1_tag_hit(i) := s1_vb && s1_tag_match(i) s1_tag_hit(i) := s1_vb && s1_tag_match(i)
s1_disparity(i) := s1_vb && (s1_tag_disparity || code.decode(s1_dout(i)).error) s1_disparity(i) := s1_vb && (s1_tag_disparity || code.decode(s1_dout(i)).error)