riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: don't use chisel3 namespace (#355)

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-09-27 14:44:26 -07:00 committed by Andrew Waterman
parent 357d06ac9c
commit eaea138d0d
4 changed files with 4 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/main/scala/uncore/tilelink2/Bundles.scala
View File

@ -2,8 +2,8 @@
package uncore.tilelink2
import chisel3._
import chisel3.util._
import Chisel._
import chisel3.util.{Irrevocable, IrrevocableIO}
abstract class GenericParameterizedBundle[T <: Object](val params: T) extends Bundle
{

1
src/main/scala/uncore/tilelink2/Fuzzer.scala
View File

@ -2,7 +2,6 @@
package uncore.tilelink2
import Chisel._
import chisel3.util.LFSR16
import unittest._
import util.Pow2ClockDivider

1
src/main/scala/uncore/tilelink2/RAMModel.scala
View File

@ -3,7 +3,6 @@
package uncore.tilelink2
import Chisel._
import chisel3.util.LFSR16
// We detect concurrent puts that put memory into an undefined state.
// put0, put0Ack, put1, put1Ack => ok: defined

4
src/main/scala/uncore/tilelink2/RegMapper.scala
View File

@ -2,8 +2,8 @@
package uncore.tilelink2
import chisel3._
import chisel3.util._
import Chisel._
import chisel3.util.{Irrevocable, IrrevocableIO}
// A bus agnostic register interface to a register-based device