sync reg: Rename the file to reflect the more generic shift registers also in the file.

Browse Source

...

This commit is contained in:

Megan Wachs committed 2017-09-05 15:54:25 -07:00

1 parent 5df23c5514

commit e9e46db600

1 file changed

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

src/main/scala/util/SynchronizingReg.scala → src/main/scala/util/ShiftReg.scala

File renamed without changes.