riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

adapters: support bulk connections

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-09-07 15:07:08 -07:00
parent 06a244f9f9
commit e831acba9c
23 changed files with 25 additions and 25 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/tilelink/ToAXI4.scala
View File

@@ -223,7 +223,7 @@ object TLToAXI4
// applied to the TL source node; y.node := TLToAXI4(beatBytes)(x.node)
def apply(beatBytes: Int, combinational: Boolean = true, adapterName: Option[String] = None, stripBits: Int = 0)(x: TLOutwardNode)(implicit p: Parameters, sourceInfo: SourceInfo): AXI4OutwardNode = {
val axi4 = LazyModule(new TLToAXI4(beatBytes, combinational, adapterName, stripBits))
axi4.node := x
axi4.node :=? x
axi4.node
}