riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

tilelink2: edge parameters on the same link had better match

Browse Source
This commit is contained in:
Wesley W. Terpstra 2016-09-01 11:13:36 -07:00
parent c411a3e77f
commit e652cd155b
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
uncore/src/main/scala/tilelink2/TLNodes.scala
View File

@ -20,6 +20,7 @@ object TLImp extends NodeImp[TLClientPortParameters, TLManagerPortParameters, TL
} }
def connect(bo: TLBundle, eo: TLEdgeOut, bi: TLBundle, ei: TLEdgeIn)(implicit sourceInfo: SourceInfo): Unit = { def connect(bo: TLBundle, eo: TLEdgeOut, bi: TLBundle, ei: TLEdgeIn)(implicit sourceInfo: SourceInfo): Unit = {
require (eo.asInstanceOf[TLEdgeParameters] == ei.asInstanceOf[TLEdgeParameters])
TLMonitor.legalize(bo, eo, bi, ei, sourceInfo) TLMonitor.legalize(bo, eo, bi, ei, sourceInfo)
bi <> bo bi <> bo
val mask = ~UInt(ei.manager.beatBytes - 1) val mask = ~UInt(ei.manager.beatBytes - 1)