riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

Fix compile error and eliminate wasteful wires

Browse Source
This commit is contained in:
Wesley W. Terpstra 2017-06-30 01:06:02 -07:00 committed by GitHub
parent 834bcf6b7e
commit e43b7accf9
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/main/scala/uncore/devices/Plic.scala
View File

@ -176,11 +176,11 @@ class TLPLIC(params: PLICParams)(implicit p: Parameters) extends LazyModule
PLICConsts.enableBase(i) -> e.map(b => RegField(1, b))
}
val claimer = Wire(init = Vec.fill(nHarts){Bool(false)})
val claiming = Wire(init = Vec.tabulate(nHarts){i => Mux(claimer(i), UIntToOH(maxDevs(i)), UInt(0))})
val claimedDevs = Wire(init = Vec(claiming.reduceLeft( _ | _ ).toBools))
val claimer = Wire(Vec(nHarts, Bool()))
val claiming = Vec.tabulate(nHarts){i => Mux(claimer(i), UIntToOH(maxDevs(i), nDevices+1), UInt(0))}
val claimedDevs = Vec(claiming.reduceLeft( _ | _ ).toBools)
for ((p, g), c) <- (pending zip gateways) zip claimedDevs) {
(pending zip gateways) zip claimedDevs) foreach { case ((p, g), c) =>
g.ready := !p
g.complete := false
when(c) {