riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

use correct parameters object for MMIO width adapter

Browse Source
This commit is contained in:
Howard Mao authored and Henry Cook committed 2016-09-27 12:48:01 -07:00
1 parent 201e247f73
commit e36441a046
1 file changed
+1 -1
Download Patch File Download Diff File Expand all files Collapse all files
src/main/scala/rocketchip/Periphery.scala
+1 -1
View File
@@ -213,7 +213,7 @@ trait PeripheryMasterMMIOModule extends HasPeripheryParameters {
val pBus: TileLinkRecursiveInterconnect
val mmio_ports = p(ExtMMIOPorts) map { port =>
TileLinkWidthAdapter(pBus.port(port.name), outerMMIOParams)
TileLinkWidthAdapter(pBus.port(port.name), outermostMMIOParams)
}
val mmio_axi_start = 0