riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

factor out global constants

Browse Source
This commit is contained in:
Andrew Waterman
2012-11-06 08:18:40 -08:00
parent 1305372ce7
commit e2afae011a
3 changed files with 11 additions and 9 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/main/scala/RocketChip.scala
View File

@ -208,8 +208,10 @@ class Top extends Component {
val tl = uncore.io.tiles(i)
val ic = ICacheConfig(128, 2, co)
implicit val rconf = RocketConfiguration(NTILES, co, ic)
val tile = new Tile(resetSignal = hl.reset)
val dc = DCacheConfig(128, 4, co,
nmshr = 2, nrpq = 16, nsdq = 17)
val rc = RocketConfiguration(NTILES, co, ic, dc)
val tile = new Tile(resetSignal = hl.reset)(rc)
tile.io.host.reset := Reg(Reg(hl.reset))
tile.io.host.pcr_req <> Queue(hl.pcr_req)