riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

fix small typos in README

Browse Source
This commit is contained in:
Scott Beamer 2014-08-14 17:59:24 -07:00
parent d3a8a224fe
commit e1a4d12c65
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
README.md
View File

@ -58,7 +58,7 @@ And to run the assembly tests on the C simulator and generate waveforms:
$ make run-vecasm-timer-tests-debug $ make run-vecasm-timer-tests-debug
$ make run-bmarks-test-debug $ make run-bmarks-test-debug
To FPGA-synthesizable verilog (output will be in `/fpga/generated-src`): To get FPGA-synthesizable verilog (output will be in `fpga/generated-src`):
$ cd fpga/build/syn $ cd fpga/build/syn
$ make $ make