riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

axi4: don't map unused masters into TL source ID space

Browse Source
This commit is contained in:
Wesley W. Terpstra
2017-06-02 16:30:16 -07:00
parent 6b7a9f0c95
commit e0741a2097
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/uncore/axi4/ToTL.scala
View File

@@ -13,7 +13,7 @@ case class AXI4ToTLNode() extends MixedAdapterNode(AXI4Imp, TLImp)(
masters.foreach { m => require (m.maxFlight.isDefined, "AXI4 must include a transaction maximum per ID to convert to TL") } masters.foreach { m => require (m.maxFlight.isDefined, "AXI4 must include a transaction maximum per ID to convert to TL") }
val maxFlight = masters.map(_.maxFlight.get).max val maxFlight = masters.map(_.maxFlight.get).max
TLClientPortParameters( TLClientPortParameters(
clients = masters.flatMap { m => clients = masters.filter(_.maxFlight != Some(0)).flatMap { m =>
for (id <- m.id.start until m.id.end) for (id <- m.id.start until m.id.end)
yield TLClientParameters( yield TLClientParameters(
name = s"${m.name} ID#${id}", name = s"${m.name} ID#${id}",