riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

[coreplex] bugfix: re-enable multicore configs via WithNCores

Browse Source
This commit is contained in:
Henry Cook 2017-01-18 17:50:14 -08:00
parent 307f938b88
commit e0411c6cde
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/main/scala/coreplex/Configs.scala
View File

@ -77,7 +77,7 @@ class BaseCoreplexConfig extends Config ((site, here, up) => {
})
class WithNCores(n: Int) extends Config((site, here, up) => {
case NTiles => n
case RocketConfigs => List.fill(n){ RocketConfig(site(XLen)) }
})
class WithNBanksPerMemChannel(n: Int) extends Config((site, here, up) => {