riscv/rocket-chip
1
0 Fork 0
Code Releases Activity

Chisel3: gender issue

Browse Source
This commit is contained in:
Andrew Waterman committed 2016-05-26 15:59:08 -07:00
1 parent a2b9d337b6
commit e036d3a04a
1 file changed
+2 -2
Download Patch File Download Diff File Expand all files Collapse all files
junctions/src/main/scala/hasti.scala
+2 -2
View File
@@ -322,8 +322,8 @@ class HastiBus(amap: Seq[UInt=>Bool])(implicit p: Parameters) extends HastiModul
} }
val bar = Module(new HastiXbar(1, amap)) val bar = Module(new HastiXbar(1, amap))
io.master <> bar.io.masters(0) bar.io.masters(0) <> io.master
io.slaves <> bar.io.slaves bar.io.slaves <> io.slaves
} }
class HastiSlaveMux(n: Int)(implicit p: Parameters) extends HastiModule()(p) { class HastiSlaveMux(n: Int)(implicit p: Parameters) extends HastiModule()(p) {