riscv/rocket-chip
1
0
Fork 0
Code Releases Activity

coreplex: make HasTiles more generic

Browse Source 
HasTiles now deals with only extremely general tile IOs.
Some RocketTiles specific behavior moved into RocketCoreplex.
BaseTile now has optional LocalInterruptNode.
This commit is contained in:
Henry Cook
2017-12-13 19:00:29 -08:00
parent 9b82f1098d
commit ddaeedf2d0
7 changed files with 79 additions and 73 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
src/main/scala/tile/Interrupts.scala
View File

@ -5,7 +5,7 @@ package freechips.rocketchip.tile
import Chisel._
import freechips.rocketchip.config.Parameters
import freechips.rocketchip.interrupts.{IntSinkNode, IntSinkPortSimple}
import freechips.rocketchip.interrupts._
import freechips.rocketchip.util._
class TileInterrupts(implicit p: Parameters) extends CoreBundle()(p) {
@ -23,6 +23,7 @@ trait HasExternalInterrupts extends HasTileParameters {
val module: HasExternalInterruptsModule
val intNode = IntSinkNode(IntSinkPortSimple())
val localIntNode: Option[IntInwardNode] = None
// TODO: the order of the following two functions must match, and
// also match the order which things are connected to the